

WEST

[Help](#)[Logout](#)[Interrupt](#)

09/9/6, 619

[Main Menu](#) [Search Form](#) [Posting Counts](#) [Show S Numbers](#) [Edit S Numbers](#) [Preferences](#) [Cases](#)**Search Results -**

Terms	Documents
L7 and tunneling	10

Database:

Search:

Search History**DATE: Monday, July 28, 2003** [Printable Copy](#) [Create Case](#)Set Name Query
side by sideHit Count Set Name
result set

DB=USPT; PLUR=YES; OP=ADJ

<u>L8</u>	L7 and tunneling	10	<u>L8</u>
<u>L7</u>	L6 and (floating adj gates)	10	<u>L7</u>
<u>L6</u>	L5 and (conductivity adj type)	10	<u>L6</u>
<u>L5</u>	L4 and array	19	<u>L5</u>
<u>L4</u>	L3 and Fowler	21	<u>L4</u>
<u>L3</u>	L2 and (memory adj device)	151	<u>L3</u>
<u>L2</u>	programmable and eraseable	383	<u>L2</u>
<u>L1</u>	programmable adj eraseable	7	<u>L1</u>

END OF SEARCH HISTORY

WEST

[Generate Collection](#)[Print](#)

Search Results - Record(s) 1 through 10 of 10 returned.

1. Document ID: US 6252799 B1

L8: Entry 1 of 10 File: USPT Jun 26, 2001

US-PAT-NO: 6252799

DOCUMENT-IDENTIFIER: US 6252799 B1

TITLE: Device with embedded flash and EEPROM memories

[Full](#) [Title](#) [Citation](#) [Front](#) [Review](#) [Classification](#) [Date](#) [Reference](#) [Sequences](#) [Attachments](#) [Claims](#) [KMC](#)
[Draw Desc](#) [Image](#)

2. Document ID: US 6157575 A

L8: Entry 2 of 10 File: USPT Dec 5, 2000

US-PAT-NO: 6157575

DOCUMENT-IDENTIFIER: US 6157575 A

TITLE: Nonvolatile memory device and operating method thereof

[Full](#) [Title](#) [Citation](#) [Front](#) [Review](#) [Classification](#) [Date](#) [Reference](#) [Sequences](#) [Attachments](#) [Claims](#) [KMC](#)
[Draw Desc](#) [Image](#)

3. Document ID: US 5953255 A

L8: Entry 3 of 10 File: USPT Sep 14, 1999

US-PAT-NO: 5953255

DOCUMENT-IDENTIFIER: US 5953255 A

** See image for Certificate of Correction **

TITLE: Low voltage, low current hot-hole injection erase and hot-electron programmable flash memory with enhanced endurance

[Full](#) [Title](#) [Citation](#) [Front](#) [Review](#) [Classification](#) [Date](#) [Reference](#) [Sequences](#) [Attachments](#) [Claims](#) [KMC](#)
[Draw Desc](#) [Image](#)

4. Document ID: US 5293337 A

L8: Entry 4 of 10 File: USPT Mar 8, 1994

US-PAT-NO: 5293337

DOCUMENT-IDENTIFIER: US 5293337 A

** See image for Certificate of Correction **

TITLE: Electrically erasable programmable read-only memory with electric field decreasing controller

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KMC
Draw Desc	Image										

5. Document ID: US 5168335 A

L8: Entry 5 of 10

File: USPT

Dec 1, 1992

US-PAT-NO: 5168335

DOCUMENT-IDENTIFIER: US 5168335 A

TITLE: Electrically programmable, electrically erasable memory array cell with field plate

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KMC
Draw Desc	Image										

6. Document ID: US 5100819 A

L8: Entry 6 of 10

File: USPT

Mar 31, 1992

US-PAT-NO: 5100819

DOCUMENT-IDENTIFIER: US 5100819 A

TITLE: Method of making electrically programmable and erasable memory cells with field plate conductor defined drain regions

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KMC
Draw Desc	Image										

7. Document ID: US 5045489 A

L8: Entry 7 of 10

File: USPT

Sep 3, 1991

US-PAT-NO: 5045489

DOCUMENT-IDENTIFIER: US 5045489 A

TITLE: Method of making a high-speed 2-transistor cell for programmable/EEPROM devices with separate read and write transistors

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	KWIC
Draw Desc	Image									

8. Document ID: US 4951103 A

L8: Entry 8 of 10

File: USPT

Aug 21, 1990

US-PAT-NO: 4951103

DOCUMENT-IDENTIFIER: US 4951103 A

TITLE: Fast, trench isolated, planar flash EEPROMS with silicided bitlines

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	KWIC
Draw Desc	Image									

9. Document ID: US 4947222 A

L8: Entry 9 of 10

File: USPT

Aug 7, 1990

US-PAT-NO: 4947222

DOCUMENT-IDENTIFIER: US 4947222 A

TITLE: Electrically programmable and erasable memory cells with field plate conductor defined drain regions

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	KWIC
Draw Desc	Image									

10. Document ID: US 4701776 A

L8: Entry 10 of 10

File: USPT

Oct 20, 1987

US-PAT-NO: 4701776

DOCUMENT-IDENTIFIER: US 4701776 A

TITLE: MOS floating gate memory cell and process for fabricating same

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	KWIC
Draw Desc	Image									

Generate Collection

Print

Terms	Documents
L7 and tunneling	10

Display Format:

[Previous Page](#) [Next Page](#)